





REVISIONS					
REV	ECN#	ZONE	DESCRIPTION	NAME	DATE
B	CP100519	----	RELEASED PRODUCTION ECN CP100519	V. VADUVA	12/29/2010
C	CP121275	----	CHANGE RELEASE PER CP121275	V. VADUVA	09/14/2012




HMC837 Fo & FO/2 Integrated PLL & VCO Eval



NOTICE OF PROPRIETARY PROPERTY: THIS DOCUMENT AND THE INFORMATION CONTAINED IN IT ARE THE PROPRIETARY PROPERTY OF HITTITE MICROWAVE CORPORATION. IT MAY NOT BE COPIED OR USED IN ANY MANNER NOR MAY ANY OF THE INFORMATION OR UPON IT BE USED FOR ANY PURPOSE, WITHOUT THE EXPRESSED WRITTEN CONSENT OF AN AUTHORIZED AGENT OF HITTITE MICROWAVE CORPORATION.




HITTITE MICROWAVE CORPORATION 20 Alpha Rd Chelmsford, MA 01824				
TITLE SCH, CUSTOMER EVALUATION PLL & VCO FO & FO/2				
PROJECT		DRAWING #:		SHEET
		130-00034-00		1 OF 2
DRAWN BY		DATE	CODE ID NO.	SIZE
D.YOUNG		11/08/10	1CN88	D
				REV
				C



Supply Regulator for PLL+VCO

A recommended design practice is to connect the regulator Enable Pin #3 through a 4.7kOhm resistor to the system microcontroller/FPGA for power management control
 Small series resistors required in VR1 and VR4 output paths, as shown


REVISIONS					
REV	ECN#	ZONE	DESCRIPTION	NAME	DATE
B	CP100519	----	RELEASED PRODUCTION ECN CP100519	V. VADUVA	12/29/2010
C	CP121275	----	CHANGE RELEASE PER CP121275	V. VADUVA	09/14/2012



HMC837 2xFO Integrated PLL & VCO Eval

HITTITE MICROWAVE CORPORATION 20 Alpha Rd Chelmsford, MA 01824				
TITLE SCH, CUSTOMER EVALUATION PLL & VCO 2 X FO				
PROJECT DRAWING #: 130-00035-00		SHEET 1 OF 2		
DRAWN BY D.YOUNG	DATE 11/08/10	CODE ID NO. 1CN88	SIZE D	REV C

NOTICE OF PROPRIETARY PROPERTY: THIS DOCUMENT AND THE INFORMATION CONTAINED IN IT ARE THE PROPRIETARY PROPERTY OF HITTITE MICROWAVE CORPORATION. IT MAY NOT BE COPIED OR USED IN ANY MANNER NOR MAY ANY OF THE INFORMATION OR UPON IT BE USED FOR ANY PURPOSE, WITHOUT THE EXPRESSED WRITTEN CONSENT OF AN AUTHORIZED AGENT OF HITTITE MICROWAVE CORPORATION.



A recommended design practice is to connect the regulator Enable Pin #3 through a 4.7kOhm resistor to the system microcontroller/FPGA for power management control
 Small series resistors required in VR1 and VR4 output paths, as shown